CURRENT AND FUTURE TRACKING AND VERTEXING DETECTORS 2023 QUEEN MARY UNIVERSITY OF LONDON





# CHRISTIAN BESPIN **BONN CMOS R&D AN OVERVIEW OF 10 YEARS OF MONOLITHIC**

**CMOS DEVELOPMENT**





- − Early developments (ESPROS/Toshiba/XFAB/CCPD\_LF)
- − Towards larger demonstrators and fully monolithic (LF-CPIX, LF-Monopix1, TJ-Monopix1)
- − Excursion: passive commercial CMOS sensors
- − Current prototypes (LF-Monopix2, TJ-Monopix2)
- − Bonn as R&D site

- This talk is an overview of many years of developments with more people involved than I can mention. Most of the design
- For all the presented chips, only a selection of results is shown. Where available, I put references to publications with more

and measurement efforts are achieved within collaborations. detail.

2

![](_page_2_Picture_12.jpeg)

![](_page_2_Picture_13.jpeg)

# **CMOS DEVELOPMENT OVERVIEW**

− Started beginning of 2010s with multiple foundries: XFAB, ESPROS, Toshiba, LFoundry (to name a few)

![](_page_2_Picture_0.jpeg)

- 
- − Simpler prototypes evolved into larger ones, sticking with (mainly) LFoundry technology
- − Two fully monolithic large-scale chips in 2017
- − Second iteration of both Monopix chips received in 2021, ongoing characterisation

![](_page_2_Picture_14.jpeg)

![](_page_2_Picture_15.jpeg)

![](_page_2_Picture_16.jpeg)

![](_page_2_Figure_5.jpeg)

# **DEPLETED MONOLITHIC ACTIVE PIXELS**

![](_page_3_Picture_0.jpeg)

- − Originally developed for ATLAS ITk outer layer requirements
- − MAPS in commercial CMOS processes viable, but need depletion for speed and radiation hardness
- − Use high voltage and/or high resistivity silicon technology ( ) *d* ∝ *ρ V*
- − Two approaches: large and small collection electrode with integrated and separated readout electronics, respectively

4

![](_page_3_Figure_5.jpeg)

![](_page_3_Figure_9.jpeg)

![](_page_3_Picture_10.jpeg)

## **ESPROS / XFAB / TOSHIBA PROTOTYPES**

![](_page_4_Picture_0.jpeg)

## EPCB01 & EPCB02 − ESPROS 150 nm CMOS

- − 40 x 40 µm pixel size
- − Small collec. electrode
- − Binary digital readout

## XTB01

## − XFAB 180 nm HV-SOI

![](_page_4_Figure_3.jpeg)

![](_page_4_Figure_4.jpeg)

- − Small collec. electrode
- − Analogue signal only

TSB01A

## − Toshiba 130 nm CMOS

![](_page_4_Figure_20.jpeg)

- − 20 and 40 µm pixel pitch
- − Large collec. electrode
- − Analogue rolling shutter

![](_page_4_Picture_25.jpeg)

[doi.org/10.1088/1748-0221/10/03/C03049](http://doi.org/10.1088/1748-0221/10/03/C03049) [doi.org/10.1016/j.nima.2015.02.066](http://doi.org/10.1016/j.nima.2015.02.066)

![](_page_5_Picture_0.jpeg)

EPCB01 & EPCB02 XTB01 XTB01 TSB01A

![](_page_5_Figure_2.jpeg)

08 November 2023 Christian Bespin – Tracking and Vertexing Detector Workshop, QMUL

![](_page_5_Figure_12.jpeg)

## **ESPROS / XFAB / TOSHIBA PROTOTYPES**

![](_page_5_Picture_14.jpeg)

[doi.org/10.1088/1748-0221/10/03/C03049](http://doi.org/10.1088/1748-0221/10/03/C03049) [doi.org/10.1016/j.nima.2015.02.066](http://doi.org/10.1016/j.nima.2015.02.066)

## **INTERLUDE**

![](_page_6_Picture_0.jpeg)

- − This is only a selection of initial prototypes, of which none made it to a demonstrator stage
- − Reasons were not only of physics nature
- − In the following, focus on LFoundry development from prototype to fully monolithic detector
- − Design is driven by cooperation of

![](_page_6_Picture_5.jpeg)

- − University of Bonn
- − CPPM Marseille
- − IRFU CEA Saclay
- − (KIT, Karlsruhe only CCPD\_LF)

## − In a later stage, TowerSemi developments emerged in cooperation with CERN (later in this talk)

![](_page_6_Picture_19.jpeg)

![](_page_7_Picture_0.jpeg)

- − DMAPS implemented on highly resistive wafer in LFoundry 150 nm CMOS technology
- − Main purpose: evaluate sensing and analogue front-end performance
- − Hard facts:
	- − Ca. 5 mm x 5 mm matrix size with 33.3 µm x 125 µm pixels
	- − Two sensor types and three analogue front-end variants (CSA)
	- − 4-bit local threshold adjustment (TDAC) in each pixel
- − Analogue output or binary readout, the latter with slow shift register (monolithic), or capacitively coupled to FE-I4 (hybrid, from ATLAS IBL)

![](_page_7_Picture_12.jpeg)

![](_page_7_Picture_14.jpeg)

![](_page_8_Picture_10.jpeg)

![](_page_8_Picture_0.jpeg)

- − Sensor geometry with large collection electrode (front-end electronics covered by n-well) or "small" collection electrode (actual size is similar, but is close to a true small-electrode design)
- − In the former, negative bias is applied on the substrate, limited by diode breakdown
- − In the latter, AC coupling of signal, positive bias on collection well, limited by AC capacitor rating (30 V)

![](_page_8_Picture_11.jpeg)

![](_page_8_Figure_4.jpeg)

![](_page_8_Figure_8.jpeg)

# **CCPD-LF (2014)**

![](_page_9_Figure_11.jpeg)

![](_page_9_Picture_0.jpeg)

- − Leakage current much higher in version B (small electrode), no breakdown visible Leakage current [A]
- − Version A breakdown > 100 V
- − Increase in noise after TID irradiation, drop in gain around 10 Mrad
- − Size of transistor in feedback loop of CSA crucial for TID hardness

—> Decided for large transistor size and large collection electrode for demonstrator

![](_page_9_Picture_13.jpeg)

[doi.org/10.1088/1748-0221/11/02/C02045](http://doi.org/10.1088/1748-0221/11/02/C02045) [doi.org/10.1109/NSSMIC.2016.8069902](http://doi.org/10.1109/NSSMIC.2016.8069902)

 $1.0$ 등<br>ទី 0.9

![](_page_10_Picture_14.jpeg)

![](_page_10_Picture_0.jpeg)

- − Larger demonstrator based on CCPD-LF (150 nm LFoundry technology) − Main purpose: evaluate and optimize performance of larger scale chips
- 
- − Hard facts:
	- − Ca. 10 mm x 10 mm matrix size with 50 µm x 250 µm pixels
	- − Different CSA implementations (NMOS, PMOS, CMOS)
	- − Different spacing of innermost guard ring for improved breakdown
- − Can be bump-bonded to FE-I4 due to matching pitch
- − Charge measurement with FE-I4 or integrated comparator

![](_page_10_Picture_15.jpeg)

[doi.org/10.1088/1748-0221/11/12/C12064](http://doi.org/10.1088/1748-0221/11/12/C12064)

![](_page_11_Picture_12.jpeg)

# **LF-CPIX (2016)**

![](_page_11_Picture_0.jpeg)

- doubles breakdown voltage to > 200 V
- 

![](_page_11_Figure_3.jpeg)

- − CMOS CSA input shows good performance with low power consumption
- − Implemented in most of the flavours in LF-Monopix1

![](_page_11_Picture_13.jpeg)

[T. Hirono, 2019](https://hdl.handle.net/20.500.11811/7933) [doi.org/10.1016/j.nima.2018.10.059](http://doi.org/10.1016/j.nima.2018.10.059)

![](_page_12_Picture_0.jpeg)

- − First fully monolithic large scale prototype with integrated fast digital readout circuitry
- − 10 mm x 10 mm matrix size with 50 µm x 250 µm pixels
- − Nine pixel flavours of four columns each
- − 4-bit in-pixel threshold adjustment
- − Column-drain readout logic (FE-I3 like, used in ATLAS Inner Detector)
- − 40 MHz BX clock with 7-bit TOT charge measurement
- − Different CSA and discriminator implementations

![](_page_12_Picture_15.jpeg)

[doi.org/10.1088/1748-0221/12/01/C01039](http://doi.org/10.1088/1748-0221/12/01/C01039)

![](_page_12_Picture_12.jpeg)

![](_page_12_Figure_13.jpeg)

# **LF-MONOPIX1 (2017)**

![](_page_13_Figure_9.jpeg)

![](_page_13_Picture_0.jpeg)

- − Further increase of p-ring to n-ring distance for higher breakdown voltage (top left)
- − Threshold before irradiation (1015 neq) < 2k e- , after irradiation < 2.5k e- (depends on flavour) top right: blue & green, orange & red
- − New discriminator with good TID hardness (gain in bottom left, ENC in bottom right)
- − Power consumption 55 µW / px | 1.7 µW / cm2

![](_page_13_Picture_11.jpeg)

[doi.org/10.1016/j.nima.2018.10.059](http://doi.org/10.1016/j.nima.2018.10.059)

![](_page_14_Picture_9.jpeg)

![](_page_14_Picture_10.jpeg)

![](_page_14_Picture_0.jpeg)

![](_page_14_Figure_4.jpeg)

- 
- 
- − 100 µm sample fully depleted after irradiation at 150 V

![](_page_14_Picture_11.jpeg)

![](_page_14_Picture_12.jpeg)

![](_page_15_Picture_0.jpeg)

- − Increased column length to 2 cm (i.e. "full-size") at smaller pixel size
	- − 50 x 150 µm pitch (minimum size in this design)
	- − Further increase in breakdown voltage up to > 450 V
	- Power consumption of 28 µW per pixel
	- − NMOS CSA and discriminator from LF-Monopix1 (best TID radiation hardness and speed)

![](_page_15_Picture_10.jpeg)

Breakdown voltage: LF-Monopix1 vs LF-Monopix2 (Unirradiated 100 um thick sensors)

![](_page_15_Figure_12.jpeg)

![](_page_15_Picture_14.jpeg)

![](_page_16_Picture_0.jpeg)

- − Observed coupling from digital signal (READ of column drain logic) to front-end input
- − Similar behaviour already present in LF-CPIX with shift register toggling
- − Mitigated with new layout, restricts pixel size

![](_page_16_Figure_4.jpeg)

![](_page_16_Picture_9.jpeg)

UNIVERSITÄT BONN

- − Smaller pixel pitch results in lower ENC —> low threshold (top left)
- − Very high and homogeneous efficiency, also after fluence of 10<sup>15</sup> n<sub>eq</sub>
	- − before irradiation: 99.43 % hits in-time
	- − After irradiation: up to 99.8 % hits in-time (depending on matrix flavour, > 99 %)
	- − Significant improve from LF-Monopix1, due to lower capacitance and ENC
- − Characterisation ongoing, samples with 2 x 10<sup>15</sup> n<sub>eg</sub> available

# **LF-MONOPIX2 (2021)**

![](_page_17_Figure_11.jpeg)

![](_page_17_Picture_14.jpeg)

![](_page_17_Figure_15.jpeg)

100.00

![](_page_17_Figure_16.jpeg)

![](_page_17_Figure_12.jpeg)

 $\frac{5}{2}$  600

mber

 $5400$ 

 $\frac{5}{2}$  200

## **LFOUNDRY PASSIVE CMOS SENSORS** chip can be manufactured → Reticle stitching was successfully used

## —> Suitable for large area detectors In very harsh radiation environments

![](_page_18_Picture_16.jpeg)

![](_page_18_Picture_0.jpeg)

- − Commercial CMOS processes offer features useful for pixel sensors:
	- − Multiple metal layers (AC coupling)
	- Large wafers, high production through-put at low cost
	- − And more…
- Bonded to ATLAS ITk pixel readout chip for testing
- − Breakdown voltage > 600 V after irradiation
- − At 5 x 10<sup>15</sup> n<sub>eq</sub> fluence: > 99 % in-time efficiency

![](_page_18_Figure_13.jpeg)

O8 November 2023 **Christian Bespin – Tracking and Vertexing Detector Workshop, QMUL** 

![](_page_18_Figure_15.jpeg)

[doi.org/10.1016/j.nima.2021.165771](http://doi.org/10.1016/j.nima.2021.165771)

![](_page_19_Picture_12.jpeg)

![](_page_19_Picture_13.jpeg)

## **TJ-MONOPIX**

- − Originally designed for ALPIDE chip for ALICE upgrade, adapt for DMAPS with ATLAS pixel requirements − 180 nm process with modifications to fully deplete the sensor material for fast charge collection by
- drift and increased radiation hardness
- − Low-dose n-type implant developed together with foundry creates horizontal depletion boundary for homogeneous depletion
- − Parallel development from Bonn & CERN (MALTA chip) after initial prototypes and demonstrator

![](_page_19_Picture_14.jpeg)

![](_page_19_Picture_0.jpeg)

## A NEW DEVELOPMENT IN A TOWERSEMI 180 NM CMOS PROCESS

![](_page_19_Figure_10.jpeg)

[doi.org/10.1016/j.nima.2017.07.046](https://doi.org/10.1016/j.nima.2017.07.046)

![](_page_20_Picture_0.jpeg)

- − Small collection electrode design (4 fF capacitance)
- − Same column-drain readout as LF-Monopix (as opposed to TJ-MALTA from CERN group)
- − 36 x 40 µm pixel pitch in a 1 x 2 cm matrix (four flavour variations)
- − Built on 25 or 30 µm epitaxial silicon layer, substrate thinned to 100 µm
- − Because of design limitations, maximum voltage of 6 V
- − No in-pixel threshold adjustment, readout circuitry based on ALPIDE as well

![](_page_20_Picture_14.jpeg)

![](_page_20_Picture_12.jpeg)

![](_page_21_Picture_0.jpeg)

- -
	-
	-
	-

![](_page_21_Figure_6.jpeg)

![](_page_21_Picture_11.jpeg)

![](_page_22_Figure_14.jpeg)

![](_page_22_Picture_0.jpeg)

- − Improved in-pixel electronics for lower threshold and less noise
- − Pixel size 33 x 33 µm, chip size 2 x 2 cm (512 x 512 pixels)
- − Mature periphery with configuration registers, readout, LVDS RX/TX
- − Command protocol from RD53, 8b10b encoded data (triggerless)
- − Added 3-bit threshold tuning on pixel level
	- − Threshold dispersion < 3 e
	- − Threshold O(200 e)
	- − Noise ≈ 5 e

![](_page_22_Picture_15.jpeg)

![](_page_22_Figure_9.jpeg)

[doi.org/10.1016/j.nima.2022.167189](http://doi.org/10.1016/j.nima.2022.167189)

![](_page_23_Picture_0.jpeg)

- − Efficiency before irradiation > 99.9 % on 30 µm epi silicon
- − Average cluster size > 1.5, for 100 µm Cz > 2
	- − Spatial resolution better than p / sqrt(12): < 10 µm
- − 98.92 % of hits within 25 ns (analysis ongoing)

− Characterisation ongoing, irradiated samples recently available

![](_page_23_Picture_16.jpeg)

![](_page_23_Figure_5.jpeg)

[doi.org/10.22323/1.420.0080](http://doi.org/10.22323/1.420.0080)

![](_page_23_Figure_12.jpeg)

![](_page_23_Figure_13.jpeg)

![](_page_24_Picture_10.jpeg)

![](_page_24_Picture_0.jpeg)

- − New research facility since 2021: synergy of different detector groups
	- − silicon, TPC, MPGD, nanophotonics, ASIC design
- − Deep underground laboratory, electronics and mechanical workshop, 360 m2 clean room area (ISO5 7)
- − Multiple wirebonding machines, wafer probing stations, MPGD production

![](_page_24_Picture_5.jpeg)

![](_page_24_Picture_11.jpeg)

![](_page_24_Picture_12.jpeg)

![](_page_24_Picture_13.jpeg)

![](_page_25_Picture_11.jpeg)

![](_page_25_Picture_0.jpeg)

- − X-ray irradiation machine (TID testing)
- − Electron accelerator ELSA in neighbouring building
	- − 3.2 GeV polarised electrons
	- − External beamline for detector tests with primary electrons (up to 625 MHz rate)

![](_page_25_Figure_5.jpeg)

![](_page_25_Picture_9.jpeg)

![](_page_25_Picture_12.jpeg)

![](_page_26_Picture_16.jpeg)

![](_page_26_Picture_0.jpeg)

![](_page_26_Picture_17.jpeg)

- − Irradiation site for Si-detectors at Bonn Isochronous Cyclotron
- − 14 MeV protons with hardness factor of κ p  $= 3.7$
- − Between 1e12 and 5e13 neq/cm² per application
- − Irradiation in cold (< -20°C ) box, powering/readout possible
- − Beam-based dosimetry and scan routine yields highly-uniform fluence distribution with low uncertainty
- − Low energy limits DUT thickness:
	- − Up to 300 µm Si best to ensure constant damage over depth

[doi.org/10.18429/JACoW-IPAC2022-MOPOST030](http://doi.org/10.18429/JACoW-IPAC2022-MOPOST030)

![](_page_26_Picture_13.jpeg)

![](_page_26_Figure_14.jpeg)

![](_page_27_Picture_13.jpeg)

![](_page_27_Picture_0.jpeg)

- − Long development of depleted monolithic active pixel sensors in commercial CMOS processes
- − Common design goal: ATLAS ITk outer pixel layer (but no DMAPS made the cut in 2018)
- − Two large-scale chips currently under investigation with promising results
	- − High hit detection and timing efficiencies
	- − Mature digital readout in matrix and advanced functionality in periphery
	- − Characterisation ongoing, irradiated samples (NIEL) to different fluences available, TID irradiations planned for Q1 2024

![](_page_27_Picture_14.jpeg)

![](_page_27_Picture_15.jpeg)

The measurements leading to these results have been performed at the Test Beam Facility at DESY Hamburg (Germany), a member of the Helmholtz Association (HGF).

This project has received funding from the Deutsche Forschungsgemeinschaft DFG (grant WE 976/4-1), the German Federal Ministry of Education and Research BMBF (grant 05H15PDCA9), and the European Union's Horizon 2020 research and innovation program under grant agreements no. 675587 (Maria Sklodowska-Curie ITN STREAM), 654168 (AIDA-2020), and 101004761 (AIDAinnova).

![](_page_28_Picture_0.jpeg)

# **BACKUP**

## **CCPD-LF COUPLING**

![](_page_29_Figure_7.jpeg)

(a) Arrangement of connections between a group of six pixels of CCPD\_LF and two pixels of FE-I4.

![](_page_29_Figure_9.jpeg)

(b) Illustration of the idea of sub-encoding CCPD\_LF pixels using programmable pulse height. Based on [60]

![](_page_29_Picture_0.jpeg)

- − Output stage modulates pulse height
- − Differentiate pixel by measured "charge" in FE-I4
- − Glue bonding (AC coupling)

![](_page_29_Picture_11.jpeg)

![](_page_29_Picture_12.jpeg)

![](_page_30_Picture_0.jpeg)

## − Guard ring spacing 5.5 µm increased to 10.5 µm

![](_page_30_Figure_5.jpeg)

![](_page_30_Figure_6.jpeg)

![](_page_30_Picture_8.jpeg)

![](_page_31_Picture_0.jpeg)

- − Used in FE-I3, proven to cope with ATLAS pixel detector hit rate
- − Simulations show ATLAS ITk outer layer capabilities

![](_page_31_Picture_12.jpeg)

![](_page_31_Figure_3.jpeg)

![](_page_31_Figure_5.jpeg)

## **BREAKDOWN VOLTAGE LFOUNDRY**

![](_page_32_Figure_8.jpeg)

![](_page_32_Picture_0.jpeg)

- A. CCPD-LF (large collection electrode)
- B. CCPD-LF (small collection electrode) limited by AC coupling capacitor
- C. LF-CPIX (different p-ring to n-ring spacing)
- D. LF-Monopix1

![](_page_32_Picture_10.jpeg)

![](_page_33_Picture_12.jpeg)

![](_page_33_Picture_13.jpeg)

![](_page_33_Picture_0.jpeg)

- − 0 V bias (left) vs 60 V bias (right)
- − Expected drop for small bias
- − Losses in pixel corners and edges

Detection efficiencies vs Bias voltage. LF-Monopix2 (M1-3/4). 100 6000  $\frac{15}{5}$  4000 99 2000 Efficiency [%] 98 0 150 LE-Scintillator [ns]<br>o<br>o<br>c 97 96  $-$  Hit efficiency ( $\circledcirc$  2 ke-, VPFB 16)  $\rightarrow$  In-Time efficiency (@ 2 ke-, VPFB 16) 95 25000  $\boldsymbol{0}$ 30 40 50 10 20 60 Counts Bias Voltage [V]

![](_page_33_Figure_6.jpeg)

![](_page_33_Picture_14.jpeg)

08 November 2023 Christian Bespin – Tracking and Vertexing Detector Workshop, QMUL

## **TJ-MONOPIX1 INEFFICIENCY**

![](_page_34_Figure_7.jpeg)

![](_page_34_Picture_9.jpeg)

![](_page_34_Picture_0.jpeg)

- − Significant efficiency loss after irradiation to < 70 % (at  $10^{15}$  neq  $\rm cm^{-2}$ )
- − Charge is lost due to E-field shaping under deep pwell -> need another modification besides low dose n-type

![](_page_34_Figure_3.jpeg)

![](_page_35_Picture_0.jpeg)

![](_page_35_Picture_6.jpeg)

![](_page_35_Picture_7.jpeg)

![](_page_35_Figure_1.jpeg)

![](_page_35_Figure_5.jpeg)

![](_page_36_Picture_10.jpeg)

![](_page_36_Picture_0.jpeg)

![](_page_36_Picture_11.jpeg)

![](_page_36_Picture_88.jpeg)

![](_page_36_Figure_7.jpeg)

rad-hard DMAPS